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Abstract
QoS has been often addressed in multimedia, video, and networking research communities,
but rarely in the design community. Our goal is to introduce the rst system design technique
for comprehensive quality-of-service (QoS) low power synthesis. Specically, we study how to
eciently exploit the trade-o between the system cost and energy consumption in real-time
systems that address packet-based multimedia transmission and processing. We rst introduce
a system of techniques that minimizes energy consumption of stream-oriented applications
under two main QoS metrics: latency and synchronization. Specically, we study how multiple
voltages can be used to simultaneously satisfy hardware requirements and minimize power
consumption, while preserving the requested level of QoS, in this case satisfying latency and
synchronization requirements.
We have developed a provably optimal polynomial time o-line algorithm for multiple volt-
age scheduling of single and multiple processes. The o-line algorithm provides lower bounds
on achievable power minimization and can be used as a starting point for the development
and evaluation of an on-line approach. The eectiveness of the algorithm is demonstrated on
a number of multimedia benchmarks.
1 Introduction
In the last decade, low power synthesis and optimization techniques have received a great deal of
attention. A variety of techniques have been proposed for all steps of synthesis and compilation.
The combination of new logic families and circuits, smaller feature sizes, more power ecient ar-
chitectures, power-aware CAD tools, power-sensitive compilers and low power dynamic run-time
policies resulted in a dramatic increase in energy eciency. However, the power requirements
of new product generations has been constantly challenging the limits of battery capacities. An
illustrative example of the technology or application power trends is the evolution of the wireless
phone. The rst generation of wireless phones is analog, the second is digital, which is currently
prevailing. A mezzanine generation of wireless phones with microbrowsers have just emerged. The
imminently pending third generation includes powerful Internet access. After that the next gen-
eration will include numerous new features encompassing streaming media. Laptops with wireless
modems already provide this type of service. The analysis of communication and digital signal
processing requirements indicates that each wireless phone generation increases computational
requirements by at least two orders of magnitude. Therefore, a need for new power minimization
techniques has been constant in wireless communications.
The most popular mobile low power applications, such as audio and video, are stream-oriented.
The nature of these applications imposes a need for addressing QoS requirements under energy
constraints. Until now, this problem has not been addressed. Our goal is to develop a spectrum of
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techniques and algorithms which minimize energy consumption under the most important stream-
ing media QoS metrics, latency and synchronization. Specically, we study how to use multiple
voltage technologies to simultaneously satisfy hardware requirements (storage space and process-
ing speed) and minimize the power consumption, while preserving the requested level of QoS in
terms of latency and synchronization. The main result of the paper is a provably polynomial time
o-line algorithms for multiple voltage scheduling of single and multiple processes. The algorithm
orders and assigns packets of streaming media in such a way that energy consumption is mini-
mized, while storage requirements are satised. The algorithm is dynamic programming-based
and can be used for compile time scheduling of movies and audio or as starting point for the
development of on-line algorithms for the same task.
2 Related Work
Our research results can be viewed in the context of two areas of related work: low power modeling
and optimization, and quality of service.
Mainly due to a need for mobile applications, in the last decade low power research has
attracted a great deal of attention. Both power modeling and optimization have been addressed
on many levels of the synthesis process [12]. More recently, a number of researchers proposed
the use of multiple voltages in order to reduce power consumption [5, 13, 16]. Furthermore,
several variable voltage techniques have been reported [4, 8, 17]. Also, several industrial multiple
voltage low power designs have been reported. The common denominator in all the eorts has
been that the operations on the critical path are scheduled at higher voltage and therefore are
executed faster and other operations are scheduled on a lower voltage and therefore the energy
consumption is reduced. Another popular approach to power minimization is dynamic power
management which aims to reduce the power consumption of electronic systems by selectively
shutting down idle components [2, 11]. From one point of view our work can be interpreted as a
combination of these two techniques, multiple voltages and system-level power management.
The rst QoS requirements, such as bounded delay, guaranteed resolution or synchronization
have been conducted in the network and real-time operating systems (RTOS) communities. The
most sound and practically relevant QoS model in the networking community was proposed by
R. Cruz [7].The model assumes periodic segmentation of time. During each period each process
receives a task of generally varying complexity. The cumulative sum of tasks for a process forms
a demand curve imposed on the system. The system serves the task sequentially by allocating
resources during each time period to one of the processes. The cumulative sum of the processed
data forms a service curve. The main conceptual result in RTOS literature was presented by
Rajkumar et al. [14]. They introduced an analytical approach for satisfying multiple QoS di-
mensions under a given set of resource constraints. They proved that the problem is NP-hard
and developed an approximation polynomial algorithm for the problem by transforming it into
a mixed integer programming problem [15]. Comprehensive survey of QoS research in these two
areas is given in [1]. Recently, the rst eorts in QoS, and in particular synchronization during
the system design process has been reported in the design automation literature [10].
3 Preliminaries
In order to make the presentation self-sucient, in this section we outline the used abstraction and
models for power consumption, latency, synchronization and context switch overhead. Although
we do not use the Demand-Supply model for modeling streaming processes due to the limitations
of this model, [6] we provide in detail a summary of the model. There are two main reason for the
detailed treatment of this model. The rst reason is to provide a suitable framework for dening
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key QoS metrics: latency and synchronization. The second is to discover the key trade-o in a
very suitable framework.
One of the main components of power consumption is the switching power. The switching
power can be modeled as P =   CL  V
2
dd  f , where  CL is the eective switching capacitance.
Switching power is the dominating factor in power consumption. The greater throughput comes
with the cost of higher voltage. The gate delay of the circuit is dened as T = k(Vdd=(Vdd   Vt)
2)
where k is a constant [3].
We assume the design operates using multiple voltage supplies and that the voltages change
instantaneously with no overhead. These changes in voltages are assumed to happen only at the
beginning or the end of a time unit. Furthermore, we assume that the voltage units are selected
in such a way that the use of two consecutive voltages, vi&vi, on two consecutive points is more
eective than the use of voltages vi&vi+1, due to the fact that power as a function of voltage is
convex.
The Demand-Supply model for QoS was developed by Cruz et al. [7]. The model addresses the
burstiness of QoS while handling resource allocation. This model assumes periodic segmentation
of the time dimension. During each period each process receives a task of generally varying
complexity. The cumulative sum of tasks for a process can be depicted as a demand curve
imposed on the system. The system serves the task sequentially by allocating resources during
each time period to one of the processes. The cumulative sum of the processed data forms a
supply curve. While the DS-Curve explains many of the QoS metrics, such as latency, backlog,
and synchronization, the key problem with this DS-Curve is that its representation of QoS for a
small period can be large. The demand curve measures the burstiness of the service requirement.
The service curve guides the resource allocation with QoS guarantees. Backlog is dened as the
amount of demand that cannot be processed at that time point, and must then be carried over
to the next time unit. The backlog in the QoS model is represented by the dierence between
the vertical positions of the demand curve and the service curve. Latency is the time between
when the demand for a task arrives, and when it is processed. This is shown in the model by
the horizontal dierence between the demand curve and the service curve at any given vertical
position.
A process is a program which assumes that it has independent use of the CPU. A process
is long, in the sense that it consists of many tasks. These tasks are processed at periodic mo-
ments.With each task we associate a processing time and a storage requirement. Note that
periodicity is not reducing the generality of our formulation because the tasks of the process
could have a requirement of zero. Although in general there is no correlation between processing
time and storage, a special case exists when there is a linear relationship. Since this important
special case is often of interest, we treat it separately. Finally, note that satisfying all latency
implicitly implies that the throughtput requirements are also satised.
A context switch is the time overhead which is incurred by a multitasking kernel when it
decides to process dierent tasks. The amount of context switching time dramatically depends on
the processor. For a DSP processor the context switch time is fairly low, around 10 cycles, while
for a RISC processor it is much higher, approximately 100 cycles. For our o-line algorithm,
we assume that there is no context switch time. If we considered the o-line algorithm with
context switches it would be an NP-complete problem and therefore would not be possible to
solve optimally.
Synchronization is the timing relationship between interacting media, which is one of the most
important metrics for QoS, such as jitter and burstiness. The synchronization of two processes can














Figure 1: Latency and synchronization in the DS model.
service (dotted lines) and demand curves (solid lines) for the two tasks. We say that 1 & 2 are
synchronized when both 1 & 2 are serviced at the same time. The latency is the time between
when the demand arrives and when it is processed. The amount in which tasks 1 & 2 are not
synchronized is the dierence between the latencies.
Note that the DS-Curve model is actually not an accurate abstraction of the media data
delivery process [6]. The major limitation is that during delivery the initial periodic nature of
tasks can be made either highly dense or very sporadic in short time intervals. Nevertheless, there
is an easy way to make the DS-Curve model adequate. Essentially all that is needed to consider
all tasks which arrive during our time unit (eg. in the case of MPEG 40ms) as a single task is to
create a new tasks which has processing time and storage requirements equal to the sum of the
processing times and storage requirements of all tasks which have arrived.
4 O-line Optimal Algorithm
In this section, we formulate the o-line QoS low power problem and present our optimal algo-
rithm. We have one processor that can operate at multiple supply voltages. The goal is to service
multiple processes with minimal energy consumption and the minimal amount of memory while
meeting various QoS requirements.
4.1 Problem Formulation
A process consists of a seqence of tasks. With each task ti, we associate
 ai: The arrival time, the time when a task is generated from the process and makes the
CPU request;
 pi: The time needed to complete this task at the nominal voltage vref ;
 si: The storage demand which is the minimal amount of memory to store this task on its
arrival.
Tasks may have QoS requirements such as latency and synchronization. Latency (or deadline)
di is the time that task ti has to be served after its arrival, that is, the actual nish time of task
ti must be earlier than ai+di. Synchronization measures the interaction among tasks in dierent
processes. We say that task ti from one process and task tj from another are k-synchronized if
the dierence of their nishing times is within k CPU units. We denote this by syn(ti; tj)  k.
The variable voltage processor has multiple supply voltages among which it can switch. The
processor's processing speed varies as the voltage changes, so will be the actual execution time
for a task to receive its required amount of service. Suppose a task needs one CPU unit at the
nominal voltage vref , then the execution time to accumulate the same amount of processing at









where vt is the threshold voltage. We consider only the switching power which is proportional to
the square of supply voltage.
Given n processes 1; 2;    ; n, each k consists of a sequence of tasks tk1; t
k
2 ;    . A schedule is
a set consisting of the starting time, nishing time, and the voltage level for each task. A schedule
is feasible if the processor starts each task after its arrival, nishes it before the latency constraint,
and satises all the synchronization requirements. The quality of a schedule is measured by its
energy consumption and the memory requirement. Since these two metrics are non-comparable
to each other, we introduce the concept of competitiveness. We say two schedules are competitive
if neither outperforms the other in both energy consumption and memory requirement. We
formulate the problem as:
On a processor with multiple voltages, for a given set of processes, nd all the feasible
competitive schedules.
We make the following assumptions:
1. Tasks in the same process have to be executed and completed in the FIFO fashion;
2. A task's processing demand pi is proportional to its storage demand si;
3. The memory occupied by a task can be partially freed, but only at the end of a CPU unit1;
4. The processor can instantaneously switch the supply voltage, but only at the beginning of
each CPU unit.
We show how to nd all feasible competitive solutions for a single process. Suppose the
reference voltage vref = 0:8v, and there are two dierent voltage levels vhi = 3:3v and vlo = 1:8v.
From equation (1), we approximate the processing speeds are to be 3 and 10 at vlo and vhi
respectively. Consider a process with six tasks, t0; t1;    ; t5. For simplicity, we further assume
that task ti arrives at time i, and they don't have deadline constraints. Finally, we assume that
the processing and memeory requirement are 4, 7, 12, 3, 5, and 1 respectively for the six tasks.
We want to determine the voltage that we will use for each unit time, such that the energy
consumption is minimized. We developed a dynamic programming based algorithm to achieve a
polynomial run-time.
Table 1 shows the instant memory requirement at the end of each unit time, which is the
minimal amount of memory required to store all the arrived but unnished tasks. The table
uses the time (in terms of CPU units) that the processor is operating at vlo and vhi to label
the horizontal and vertical axises respectively. For example, entry (i; j) is the minimal memory
requirement after running at vhi for i CPU units and at vlo for j units. Obviously this amount
depends on when we use vlo and when we raise to vhi. Consider entry (1,1), whose content is the
storage we need at the end of the second unit of time after we use vlo for one unit of time and
vhi for the other. We can either apply vhi in the rst unit and vlo in the second unit, or start at
vlo and switch to vhi after one CPU unit. In the rst case, since task t0's processing demand is 4
and we are able to process 10 at vhi, we will nish t0, free the memory, and wait for t1; then at
vlo in the next unit of time, we can nish 3 out of the 7 units of processing demand from t1; now
t2 is coming, we need a total of (7  3) + 12 = 16 units of memory to store t1 and t2.
1Memory can be partially freed means that, for instance, if half of the processing demand is fullled at the end
of one CPU unit, then we are able to free half of the space used to store this task. Our proposed algorithm can be
easily modied when this is not allowed.
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0 1 2 3 4 5 6 7 8 9 10 11
0 4 8 17 17 19 17 14 11 8 5 2 0
1 7 12 12 14 10 7 4 1 0
2 12 5 7 5 2 0
3 5 5 1 0
4 5 1 0
5 1 0
6 0
Table 1: Memory occupied by the unnished tasks.
In the second case, we can only nish 3 out of the 4 processing demand of task t0 by the end
of the rst unit of time due to the slow processing speed at vlo; however, after raising the voltage
to vhi during the second unit, we are able to nish both the remaining of t0 and entire t1; the
storage for tasks t0 and t1 are freed and therefore when t2 arrives, we only need 12 units of storage
to store this new task. Thus, we ll entry (1,1) with 12, the smaller storage requirement of the
two dierent strategies.
Let m(i; j) be the content of entry (i; j). We can reach this entry from entry (i   1; j) by
applying vhi or from its left neighbor (i; j   1) by applying vlo, hence we have:
m(i; j) = min (si+j +max (0;m(i   1; j)   sphi);
si+j +max (0;m(i; j   1)  splo)) (2)
where splo and sphi are the processing speed at vlo and vhi respectively. The inner max is
introduced to enforce that excess processing resource cannot be used for future work. We build
Table 1 based on formula (2), where every row ends with an entry of 0 meaning that there are no
tasks left.
While m(i; j) gives the minimal storage requirement at the instant i + j, we may have used
more storage already before this time. We further denoteM(i; j) as the minimal amount of storage
that has been used up to time i+ j after running i units of time at vhi and j at vlo. Considering
the voltage being used in the (i+ j)-th unit, we observe that if we use vhi, we can nish at most
max(m(i 1; j); sphi) and need a storage of si+j+max(0;m(i 1; j) sphi). Moreover, previously
we have already required a storage at the amount of M(i  1; j). This implies that
M(i; j)  max(M(i   1; j); si+j +max (0;m(i   1; j)   sphi) (3)
Similar inequality holds if we use vlo, therefore we have
M(i; j) = min(max(M(i  1; j); si+j +max (0;m(i   1; j)   sphi); (4)
max(M(i; j   1); si+j +max (0;m(i; j   1)  splo)) (5)
Based on the recursive formulas (2) and (4), we calculate M(i; j)'s and store them in Table
2, where the last entry of the i-th row gives the minimal storage requirement to complete all the
tasks by using vhi for exactly i units.
The power consumption at vhi = 3:3v is 1, then the power consumption at vlo = 1:8v is 0.1
from our power model. Unlike the storage requirement, energy consumption is path independent.
I.E., it depends on the total number of CPU units that we have used vlo and vhi, not the voltage
at every individual time unit. For instance, if we have used vhi for 2 units and vlo for 4 units,
then the total energy consumption is calculated as 1 2 + 0:1 4 = 2:4.
Table 3 gives the memory requirements and total energy consumptions by dierent scheduling
policies, where (i; j) in the rst row indicates a schedule that uses vhi for i units and vlo for j
units. Clearly from this table, we see that there exist three competitive optimal solutions, (4; 2),
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0 1 2 3 4 5 6 7 8 9 10 11
0 4 8 17 17 19 19 19 19 19 19 19 19
1 7 12 12 14 19 19 19 19 19
2 12 12 12 14 14 14
3 12 12 12 14
4 12 12 12
5 12 12
6 12
Table 2: Memory requirements by dierent schedules.
(6,0) (5,1) (4,2) (3,3) (2,5) (1,8) (0,11)
M 12 12 12 14 14 19 19
E 6.0 5.1 4.2 3.3 2.5 1.8 1.1
Table 3: Memory and energy for dierent schedules
(2; 5), and (0; 11). They consume dierent amount of energy and require dierent amount of
memory. We can then choose the one that ts our preference of memory and energy, and retrieve
the actual schedule (i.e., the voltage for each CPU unit) by a simple backtracking approach.
4.2 Optimal O-line Algorithm
Figure 2 shows the algorithm of nding all the competitive optimal solutions for multiple processes.
A schedule in this case has to determine, for each CPU unit, which process to be executed and
at which voltage level.
Denitions: Assuming that there are m processes and k dierent voltages, we have m k choices:
running the ith process at voltage vj (1  i  m; 1  j  k). A state S = (e1;    ; em;u1;    ; uk)
means that the ith process has been allocated ei CPU units, and the processor has been working at
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1. If S precedes S0, we say that S0 follows S. Dene Prev(S) = fS0 : S0precedes Sg, and
Next(S) = fS0 : S 2 Prev(S0)g. A state S is reachable if Prev(S) 6= . A nal state is a state
when all processes' requests aresatised. A schedule is a sequence of states fS1; S2;    g such that
Sl 2 Prev(Sl+1) and all processes' processing loads are satised at the nal state.
The o-line optimal algorithm consists of three phases. First, we build an m k dimensional
table which stores the minimal memory requirements for dierent schedules. For example, when
there is only one process and two voltages, then we will have a table like Table 2. Step 1 computes
the Next set for the initial state S0, if all m processes require CPU at the beginning, then this set
will have m k elements. Steps 2-4 makes all the states in Next(S0) reachable, since they are all
one move away from the initial state S0. We denote the set of reachable states by S. Steps 5-18
build the table recursively until there is no reachable state. We keep all the reachable states in a
queue, we calculate the Next set for the head of the queue (state S) in Step 15, delete S from the
queue and put all elements of Next(S) into the queue in Step 16. When we compute Next(S), we
consider all the timing requirements, for example, if process i has a deadline at the end of next
CPU unit and its remaining process requirement can be fullled only when we use the highest
voltage, then Next(S) will contain only one state, which assigns the current CPU unit to process
i and apply the highest voltage. Because all other schedules will fail to meet process i's deadline.
The memory requirement for each state is calculated using formulas similar to (2) and (4).
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Input: m processes with their arrival time, processing load, and other timing requirement
(deadline, synchronization, etc.); k dierent supply voltages.
Output: All competitive pairs of memory requirement and energy consumption,
and one schedule for each such pair.
Algorithm:
Phase I: Conguration for all states.
1. Compute Next(S0) for the initial state S0;
2. for each S 2 Next(S0)
3. f Prev(S) = S0;
4. S = S [ S;g
5. while ( S 6=  )
6. f for each S 2 S
7. f current max memory for state S =1;
8. for each S0 2 Prev(S)
9. f calculate the max memory requirement if S follows S0;
10. if ( max memory  current max memory )
11. f current max memory = max memory;
12. current previous state = S0; g
g
13. max memory for state S = current max memory;
14. previous state for S = current previous state;
g
15. Compute Next(S);
16. S = S [Next(S)  S;
17. for each S0 2 Next(S)
18. Prev(S0) = Prev(S0) [ S; g
Phase II: calculation for energy consumption.
19. for each nal state S
20. calculate the energy consumption for S;
21. compute all the competitive nal states F ;
Phase III: determine one schedule for each competitive state.
22. for each competitive state S = (e1;    ; em; u1;    ; uk) 2 F
23. f index = l =
Pk
j=1 uj ;
24. Sindex = S;
25. while ( index 6= 0)
26. f S0 = previous state for Sindex;
27. index = index - 1;
28. Sindex = S
0; g
29. report the schedule (S0; S1;    ; Sl) for S; g
Figure 2: Algorithm for all o-line competitive schedules.
From the table built in the rst phase, we can easily see the total memory requirement for
each schedule, which is the value at its corresponding nal state. In Phase II, we calculate their
energy consumption. Recall that the energy consumption is path-independent. Let Pj be the
power for voltage vj, then for nal state S = (e1;    ; em;u1;    ; uk), all schedulers with this nal
state will consume energy in the amount of E =
Pk
j=1 Pj uj . So for each nal state, we associate
with the pair (M;E), the memory requirement and the energy consumption. Recall also that two
nal states S and S0 are competitive if i) M M 0 and E  E0, or ii) M M 0 and E  E0.
In the third phase, we nd a schedule for each competitive nal state. We achieve this by
using backtracking as shown in Steps 23-29. The existence of state S0 in Step 26 is guaranteed
by the way in which we build the memory requirement table in Phase I. Therefore, we have:
Theorem 4.1: The algorithm in Figure 2 nds all the feasible competitive schedules.
We analyze the complexity of the algorithm, for a xed processor that has k supply voltages
to execute m processes, in terms of the total processing demands. Suppose that we need X CPU
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tasks 1-voltage 2-voltages 3-voltages 4-voltages
1 1 35.3% 45.6% 51.9%
2 1 41.8% 49.4% 54.3%
3 1 47.6% 53.0% 56.6%
5 1 52.9% 56.3% 58.7%
6 1 55.7% 58.5% 60.2%
8 1 57.2% 59.9% 60.7%
10 1 57.9% 60.8% 61.1%
average N/A 49.77% 54.79% 57.64%
median N/A 52.9% 56.3% 58.7%
Table 4: Energy savings by o-line algorithm using multiple supply voltage assuming 3:3V nominal
voltage with the same amount of energy.
units to service all the processes at the reference voltage. In Phase I, we essentially ll in the
entries of an mk dimensional table (Table 2 is an example with m = 1 and k = 2), where entries
along dimension < i; j > represent the storage requirements when the i-th process is processed
with the j-th voltage. If the i-th process needs Xi;j units under the j-th voltage, when all the
other m k   1 dimensions are xed, the number of entries we need to ll along this dimension
will be Xi;j, which is in the order of O(X). Since the table is m k dimensional, and the cost for
computing each entry is constant, the run-time in Phase I will be O(Xmk).
The calculation of energy consumption in Phase II takes constant time for each nal states.
According to how many units we have run at the reference voltage, it is clear that we will have at
most X dierent nal states (c.f. Table 2 for an example). Thus, the cost here is O(X). In the
last phase, we determine a feasible schedule for each competitive nal states by backtracking. In
step 27, we move one entry closer to the starting point, and the total number of steps we need is
also in the order of O(X). Therefore, we have:
Theorem 4.2: If we need X CPU units to service all the processes at the reference voltage,
the run-time of the proposed algorithm is O(Xmk).
5 Experimental Results
We used six streaming applications [9] to establish the eectiveness of the approach: IJG JPEG
encoder and decoder, MSG MPEG encoder and decoder, CCITT G.721 encoder, and PGP en-
cryption and description module.
The results of the o-line algorithm for energy saving is displayed in Table 4. We normalized
the results to the case of 1-voltage at 3.3V, and use the same memory requirement from these
results as the basis for the other tests. We performed test on the cases with 1, 2, 3, and 5 tasks.
In the case of 2-voltages we used 3.3V and 1.8V, while for the case of 3-voltages we applied. 3.3V,
1.8V, and 1.0V. For the nal case, 4-voltages, we applied 3.3V, 2.4V, 1.8V, and 1.0V for testing.
In column 1, we have the number of tasks and the average values. The remaining columns show
the percentage of energy savings for 2, 3, and 4-voltage. Our results show a 47.6% energy saving
over the 1-voltage when using 2-voltages and the same amount of memory and 3 tasks. On average
the energy savings increases with the number of voltages, but at a low rate.
6 Conclusion
We have developed an optimal polynomial-time algorithm for power minimization of streaming
media applications under QoS requirements and hardware constraints using multiple voltages.
The algorithm is exible in the sense that it can address a variety of dual-primal QoS problem
formulations as well as a variety of QoS dimensions, including latency, throughput and synchro-
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nization. In addition, algorithm can be generalized to solve the initial problem under assumption
that a user specied drop rate is not exceeded. The algorithm is practically fast in the sense that
large instances of the problems can be solved rapidly.
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